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Low-Power 4-bit Flash Analogue to Digital 
Converter for Ranging Applications 
G. Torfs, Z. Li, J. Bauwelinck, X. Yin, G. Van der Plas and J. Vandewege  
 
A 4-bit 700 MS/s Flash ADC is presented in 0.18µm CMOS. By lowering the kickback 
noise of the individual comparators it was possible to reduce the power consumption to 
4.43mW. Improved calibration capabilities resulted in a INL and DNL smaller than 0.25 
LSB. These low non linearities give rise to 3.77 effective number of bits at the Nyquist 
input frequency and this in turn yields an overall figure of merit of 0.46pJ per conversion 
step. The lowest figure of merit reported for ADCs with sampling rate above 500MHz in 
0.18µm CMOS. 
 
Introduction: Scaled silicon technologies made it possible to integrate high speed 
applications in portable devices. A large subsection of these devices are situated into 
sensor networks. While these sensors are collecting information, which can then be 
used by the network, used by a central controller or stored in a database, the knowledge 
of its actual location would be a very important asset. Markets ranging from tracking of 
postal packets, organization of warehouses to security and healthcare applications can 
see the advantages of such a technology. Location aware devices such as [1] require a 
bandwidth of at least 250MHz to perform an accurate time-of-arrival ranging. The ultra-
wide band pulse based radio sends a  signal with a fast risetime which makes it possible 
to detect the arrival of the signal within a range of 3ns, giving a resolution of less than 
1m. Flash ADCs are the preferred ADC type for this wideband application requiring 
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500Msps to digitize an analogue signal with a bandwidth of e.g 125MHz after IQ 
downconversion. The required resolution to process the ranging signal is 4-bit, and the 
focus of this work was to minimize the power consumption, which is one of the most 
important figures for battery powered sensor nodes. This paper presents such an ADC: a 
4-bit, 700MHz, 0.46pJ/conversion-step ADC fabricated in 0.18µm CMOS. 
Flash Architecture: For high speed, low resolution ADCs, the flash architecture is a 
promising approach. [2] presents a 0.8pJ per conversion 4 bit ADC working at 1GSps 
designed in 0.18µm CMOS. An ADC like the one described in [2] offers a low power 
solution with a linear sample-frequency – power trade-off. The different comparators 
used in the ADC have a build-in threshold. This is realized by scaling the width of the 
different input transistors, the resulting offset is then: 
∆V th=
V GS − V Tn
2
∆W
W
 
With VGS the gate-source voltage of the input transistors and VTn their threshold voltage. 
This integrated offset reduces the need for a static reference ladder and removes its 
power consumption. Such a comparator is displayed in Fig 1. A downside of this 
approach is the kickback noise generated by the comparators. Due to the difference in 
gate-drain capacitors of transistors Mn2 and Mn3, a memory effect is introduced. During 
the reset phase of the comparator (when  the sample clock (clk) is going from logic high 
to logic low), the nodes XL and XR are pulled up to the supply voltage. Assuming the 
output code was '1' (Vout+ = high, Vout- = low), node XR would initially be charged through 
Mp6 in parallel with the series connection of Mn5 and Mp3. Node XL will only be charged 
through transistor Mp1. This results in a different time constant for the charging of the two 
branches, which induces different charges stored on the drain-gate capacitance of Mn2 
and Mn3. Different charges mean different voltages at the input nodes. Depending on the 
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driving impedance these can give a big disturbance at the next sample time. 
An approach to reduce kickback noise is proposed in [3]. By adding transistors Mn4 and 
Mn5 in Fig. 2 the input transistors and their gate capacitance are disconnected from the 
nodes XL and XR and they are discharged more or less symmetrically during the reset 
phase via transistor Mn1. With the addition of the extra transistors, Mn1 can be biased to 
reduce the current consumption of the comparator which slows down the slewing inside 
the comparator which will further reduce the kickback noise. The result is an increased 
sensitivity and giving the possibility to do a more accurate calibration. 
Reduction of the kickback noise makes it possible to drive the ADC with a higher 
impedance, which in turn reduces the power dissipated in this stage. The driver is 
designed as a 500MHz two-stage unity gain feedback operational amplifier implemented 
on the same die providing a high input impedance to the preceding stage, a big 
advantage compared to [2] which needs a 50 Ohm drive to function properly. 
 
Experimental results and comparison: The ADC has been fabricated in a 0.18µm CMOS 
technology. The differential input signal was applied to the chip through a balun and the 
output codes were sampled with a 10GSps digital oscilloscope and processed offline. 
The linearity was measured by applying a 10MHz triangle wave. The resulting differential 
(DNL) and integral non-linearity (INL) is shown in Fig. 3. Without calibration large 
variations and even missing codes can be observed. Due to process and mismatch 
errors, the threshold of the comparators can vary up to 2 LSB. After calibration the DNL 
is below 0.2 LSB and the INL below 0.25 LSB.  
The dynamic performance is analysed by applying a full scale differential sine wave. The 
captured data is then fitted to an ideal sine wave, and with these parameters the signal 
to noise and distortion ratio (SNDR) and the effective number of bits (ENOB) was 
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calculated. The resulting measurements for sample frequencies of 500 and 700MHz are 
shown in Fig. 4. The ENOB with a sample frequency of 500MHz is 3.92 at the Nyquist 
frequency and 3.77 with a sample clock of 700MHz. After 700MHz the ENOB starts to 
degrade quickly due to the speed limitations of the ROM-based digital circuit which 
converts the thermometer code of the comparators to binary code. Adding a flip-flop in 
between the comparators and the ROM would solve this timing issue, extending the 
operating frequency with only a marginal increase of the power consumption. 
The measured power consumption is 4.30 mW at 500MHz and 5.56mW at 700MHz from 
a 1.8V supply. These figures include the 2-stage input buffer which consumes 1.13mW. 
Without the power consumption of the buffer the figure of merit (FoM) of the ADC core is 
respectively 0.42pJ and 0.46pJ per conversion step at 500 and 700MHz. Including the 
power consumption of the buffer the FoM is still 0.57pJ and 0.58pJ per conversion step 
respectively. Table 1 compares these figures with the state of the art [2,4-8]. To the 
author's knowledge, this design achieves the lowest FoM for flash ADCs in this 
technology node.    
 
Conclusion: A 4 bit 700MHz ADC in a 0.18µm CMOS technology is designed and tested. 
It was shown that by reducing the kickback noise of the individual comparators, the 
power consumption could be lowered to 4.43mW without degrading the linearity which at 
a Nyquist input signal still remained 3.77 effective number of bits, yielding a figure of 
merit of 0.46pJ/conversion step. The lowest figure of merit reported for ADCs with 
sampling rate above 500MHz in 0.18µm CMOS. 
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Figure captions: 
Fig 1. Comparator with build-in threshold 
Fig 2. Reduced kickback comparator 
Fig 3. Differential and integral non linearity before calibration  and after calibration at a 
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sample rate of 700MHz 
Fig 4. Effective number of bits versus input frequency at sample rates of 500MHz and 
700MHz 
 
Table captions: 
Table 1. Comparison with state-of-the-art Analog to digital converters. 
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Fig 1. 
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Table 1. 
 Technol
ogy 
# 
of 
bit
s 
DNL INL ENO
B @ 
Nyqu
ist 
Sampl
e 
Frequ
ency 
 
(MHz) 
Pow
er 
(m
W) 
Fo
M 
(pj/c
onv) 
This work 0.18µm 4 <0.19 <0.27 3.77 700 4.43 0.46 
[2] 0.18µm 4 <0.25 <0.17 3.8 
3.7 
500 
1000 
5.2 
10.6 
0.73 
0.81 
[4] 0.18µm 4 0.4 1.1 3.24 400 20 5.30 
[5] 0.18µm 4 0.04 0.06 3.61 2000 42 1.72 
[6] 0.13µm 6 0.49 0.42 4.69 1600 180 4.36 
[7] 0.13µm 6 <0.6 <0.4 5.6 
5.7 
600 
1200 
90 
160 
3.09 
2.56 
[8] 0.13µm 5 <0.24 <0.39 4.44 
4.54 
2000 
3200 
120 
120 
3.07 
4.30 
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